aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorDavid Phillips <david@sighup.nz>2017-09-07 20:03:44 +1200
committerDavid Phillips <david@sighup.nz>2017-09-10 17:35:10 +1200
commit6a0376d6806df09b3b6002908a675c35fddae689 (patch)
treefb728a6c3903ee0c7cfa665e2b5908152dcf156a
parent3e7caf62a2ded92bd95d624bc10c949707b23182 (diff)
downloadled-driver-6a0376d6806df09b3b6002908a675c35fddae689.tar.xz
Add PCB prototype, schematic, gitignore
-rw-r--r--.gitignore4
-rw-r--r--led-driver-cache.lib214
-rw-r--r--led-driver.kicad_pcb1758
-rw-r--r--led-driver.sch449
4 files changed, 2425 insertions, 0 deletions
diff --git a/.gitignore b/.gitignore
new file mode 100644
index 0000000..287ffd9
--- /dev/null
+++ b/.gitignore
@@ -0,0 +1,4 @@
+*.pro
+*.bak
+*-bak
+_autosave*
diff --git a/led-driver-cache.lib b/led-driver-cache.lib
new file mode 100644
index 0000000..d521e4c
--- /dev/null
+++ b/led-driver-cache.lib
@@ -0,0 +1,214 @@
+EESchema-LIBRARY Version 2.3
+#encoding utf-8
+#
+# CONN_01X02
+#
+DEF CONN_01X02 J 0 40 Y N 1 F N
+F0 "J" 0 150 50 H V C CNN
+F1 "CONN_01X02" 100 0 50 V V C CNN
+F2 "" 0 0 50 H I C CNN
+F3 "" 0 0 50 H I C CNN
+$FPLIST
+ Pin_Header_Straight_1X*
+ Pin_Header_Angled_1X*
+ Socket_Strip_Straight_1X*
+ Socket_Strip_Angled_1X*
+$ENDFPLIST
+DRAW
+S -50 -45 10 -55 0 1 0 N
+S -50 55 10 45 0 1 0 N
+S -50 100 50 -100 0 1 0 N
+X P1 1 -200 50 150 R 50 50 1 1 P
+X P2 2 -200 -50 150 R 50 50 1 1 P
+ENDDRAW
+ENDDEF
+#
+# CONN_01X03
+#
+DEF CONN_01X03 J 0 40 Y N 1 F N
+F0 "J" 0 200 50 H V C CNN
+F1 "CONN_01X03" 100 0 50 V V C CNN
+F2 "" 0 0 50 H I C CNN
+F3 "" 0 0 50 H I C CNN
+$FPLIST
+ Pin_Header_Straight_1X*
+ Pin_Header_Angled_1X*
+ Socket_Strip_Straight_1X*
+ Socket_Strip_Angled_1X*
+$ENDFPLIST
+DRAW
+S -50 -95 10 -105 0 1 0 N
+S -50 5 10 -5 0 1 0 N
+S -50 105 10 95 0 1 0 N
+S -50 150 50 -150 0 1 0 N
+X P1 1 -200 100 150 R 50 50 1 1 P
+X P2 2 -200 0 150 R 50 50 1 1 P
+X P3 3 -200 -100 150 R 50 50 1 1 P
+ENDDRAW
+ENDDEF
+#
+# C_Small
+#
+DEF C_Small C 0 10 N N 1 F N
+F0 "C" 10 70 50 H V L CNN
+F1 "C_Small" 10 -80 50 H V L CNN
+F2 "" 0 0 50 H I C CNN
+F3 "" 0 0 50 H I C CNN
+$FPLIST
+ C_*
+$ENDFPLIST
+DRAW
+P 2 0 1 13 -60 -20 60 -20 N
+P 2 0 1 12 -60 20 60 20 N
+X ~ 1 0 100 80 D 50 50 1 1 P
+X ~ 2 0 -100 80 U 50 50 1 1 P
+ENDDRAW
+ENDDEF
+#
+# D_Schottky_Small_ALT
+#
+DEF D_Schottky_Small_ALT D 0 10 N N 1 F N
+F0 "D" -50 80 50 H V L CNN
+F1 "D_Schottky_Small_ALT" -280 -80 50 H V L CNN
+F2 "" 0 0 50 V I C CNN
+F3 "" 0 0 50 V I C CNN
+$FPLIST
+ TO-???*
+ *SingleDiode
+ *_Diode_*
+ *SingleDiode*
+ D_*
+$ENDFPLIST
+DRAW
+P 2 0 1 0 -30 -40 -30 40 N
+P 2 0 1 0 -30 0 30 0 N
+P 3 0 1 0 -30 -40 -20 -40 -20 -30 N
+P 3 0 1 0 -30 40 -40 40 -40 30 N
+P 4 0 1 0 30 -40 -30 0 30 40 30 -40 F
+X K 1 -100 0 70 R 50 50 1 1 P
+X A 2 100 0 70 L 50 50 1 1 P
+ENDDRAW
+ENDDEF
+#
+# GND
+#
+DEF GND #PWR 0 0 Y Y 1 F P
+F0 "#PWR" 0 -250 50 H I C CNN
+F1 "GND" 0 -150 50 H V C CNN
+F2 "" 0 0 50 H I C CNN
+F3 "" 0 0 50 H I C CNN
+DRAW
+P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N
+X GND 1 0 0 0 D 50 50 1 1 W N
+ENDDRAW
+ENDDEF
+#
+# LM3409-RESCUE-led-driver-new
+#
+DEF LM3409-RESCUE-led-driver-new U 0 40 Y Y 1 F N
+F0 "U" 0 50 60 H V C CNN
+F1 "LM3409-RESCUE-led-driver-new" 0 -50 60 H V C CNN
+F2 "" -600 -250 60 H I C CNN
+F3 "" -600 -250 60 H I C CNN
+DRAW
+S -400 500 400 -500 0 1 0 N
+X UVLO 1 -600 400 200 R 50 50 1 1 I
+X IADJ 2 -600 200 200 R 50 50 1 1 I
+X EN 3 -600 0 200 R 50 50 1 1 I
+X COFF 4 -600 -200 200 R 50 50 1 1 I
+X GND 5 -600 -400 200 R 50 50 1 1 W
+X PGATE 6 600 -400 200 L 50 50 1 1 O
+X CSN 7 600 -200 200 L 50 50 1 1 I
+X CSP 8 600 0 200 L 50 50 1 1 I
+X VCC 9 600 200 200 L 50 50 1 1 B
+X VIN 10 600 400 200 L 50 50 1 1 W
+X PAD 11 0 -700 200 U 50 50 1 1 W
+ENDDRAW
+ENDDEF
+#
+# L_Small
+#
+DEF L_Small L 0 10 N N 1 F N
+F0 "L" 30 40 50 H V L CNN
+F1 "L_Small" 30 -40 50 H V L CNN
+F2 "" 0 0 50 H I C CNN
+F3 "" 0 0 50 H I C CNN
+$FPLIST
+ Choke_*
+ *Coil*
+ Inductor_*
+ L_*
+$ENDFPLIST
+DRAW
+A 0 -60 20 -899 899 0 1 0 N 0 -80 0 -40
+A 0 -20 20 -899 899 0 1 0 N 0 -40 0 0
+A 0 20 20 -899 899 0 1 0 N 0 0 0 40
+A 0 60 20 -899 899 0 1 0 N 0 40 0 80
+X ~ 1 0 100 20 D 50 50 1 1 P
+X ~ 2 0 -100 20 U 50 50 1 1 P
+ENDDRAW
+ENDDEF
+#
+# Q_PMOS_GDS
+#
+DEF Q_PMOS_GDS Q 0 0 Y N 1 F N
+F0 "Q" 200 50 50 H V L CNN
+F1 "Q_PMOS_GDS" 200 -50 50 H V L CNN
+F2 "" 200 100 50 H I C CNN
+F3 "" 0 0 50 H I C CNN
+DRAW
+C 65 0 111 0 1 10 N
+C 100 -70 11 0 1 0 F
+C 100 70 11 0 1 0 F
+P 2 0 1 0 30 -70 100 -70 N
+P 2 0 1 10 30 -50 30 -90 N
+P 2 0 1 0 30 0 100 0 N
+P 2 0 1 10 30 20 30 -20 N
+P 2 0 1 0 30 70 100 70 N
+P 2 0 1 10 30 90 30 50 N
+P 2 0 1 0 100 -70 100 -100 N
+P 2 0 1 0 100 -70 100 0 N
+P 2 0 1 0 100 100 100 70 N
+P 3 0 1 10 10 75 10 -75 10 -75 N
+P 4 0 1 0 90 0 50 -15 50 15 90 0 F
+P 4 0 1 0 100 -70 130 -70 130 70 100 70 N
+P 4 0 1 0 110 -20 115 -15 145 -15 150 -10 N
+P 4 0 1 0 130 -15 115 10 145 10 130 -15 N
+X G 1 -200 0 210 R 50 50 1 1 I
+X D 2 100 200 100 D 50 50 1 1 P
+X S 3 100 -200 100 U 50 50 1 1 P
+ENDDRAW
+ENDDEF
+#
+# R_Small
+#
+DEF R_Small R 0 10 N N 1 F N
+F0 "R" 30 20 50 H V L CNN
+F1 "R_Small" 30 -40 50 H V L CNN
+F2 "" 0 0 50 H I C CNN
+F3 "" 0 0 50 H I C CNN
+$FPLIST
+ R_*
+$ENDFPLIST
+DRAW
+S -30 70 30 -70 0 1 8 N
+X ~ 1 0 100 30 D 50 50 1 1 P
+X ~ 2 0 -100 30 U 50 50 1 1 P
+ENDDRAW
+ENDDEF
+#
+# VCC
+#
+DEF VCC #PWR 0 0 Y Y 1 F P
+F0 "#PWR" 0 -150 50 H I C CNN
+F1 "VCC" 0 150 50 H V C CNN
+F2 "" 0 0 50 H I C CNN
+F3 "" 0 0 50 H I C CNN
+DRAW
+C 0 75 25 0 1 0 N
+P 2 0 1 0 0 0 0 50 N
+X VCC 1 0 0 0 U 50 50 1 1 W N
+ENDDRAW
+ENDDEF
+#
+#End Library
diff --git a/led-driver.kicad_pcb b/led-driver.kicad_pcb
new file mode 100644
index 0000000..868d9b8
--- /dev/null
+++ b/led-driver.kicad_pcb
@@ -0,0 +1,1758 @@
+(kicad_pcb (version 4) (host pcbnew 4.0.6)
+
+ (general
+ (links 43)
+ (no_connects 0)
+ (area 153.594999 97.714999 188.035001 129.615001)
+ (thickness 1.6)
+ (drawings 19)
+ (tracks 116)
+ (zones 0)
+ (modules 23)
+ (nets 12)
+ )
+
+ (page A4)
+ (layers
+ (0 F.Cu signal)
+ (31 B.Cu signal)
+ (32 B.Adhes user)
+ (33 F.Adhes user)
+ (34 B.Paste user)
+ (35 F.Paste user)
+ (36 B.SilkS user)
+ (37 F.SilkS user)
+ (38 B.Mask user)
+ (39 F.Mask user)
+ (40 Dwgs.User user)
+ (41 Cmts.User user)
+ (42 Eco1.User user)
+ (43 Eco2.User user)
+ (44 Edge.Cuts user)
+ (45 Margin user)
+ (46 B.CrtYd user)
+ (47 F.CrtYd user)
+ (48 B.Fab user)
+ (49 F.Fab user)
+ )
+
+ (setup
+ (last_trace_width 0.8)
+ (user_trace_width 0.2)
+ (user_trace_width 0.4)
+ (user_trace_width 0.8)
+ (trace_clearance 0.2)
+ (zone_clearance 0.508)
+ (zone_45_only yes)
+ (trace_min 0.2)
+ (segment_width 0.2)
+ (edge_width 0.15)
+ (via_size 0.6)
+ (via_drill 0.4)
+ (via_min_size 0.4)
+ (via_min_drill 0.3)
+ (uvia_size 0.3)
+ (uvia_drill 0.1)
+ (uvias_allowed no)
+ (uvia_min_size 0)
+ (uvia_min_drill 0)
+ (pcb_text_width 0.3)
+ (pcb_text_size 1.5 1.5)
+ (mod_edge_width 0.15)
+ (mod_text_size 1 1)
+ (mod_text_width 0.15)
+ (pad_size 1.524 1.524)
+ (pad_drill 0.762)
+ (pad_to_mask_clearance 0.2)
+ (aux_axis_origin 0 0)
+ (visible_elements FFFFFF7F)
+ (pcbplotparams
+ (layerselection 0x00030_80000001)
+ (usegerberextensions false)
+ (excludeedgelayer true)
+ (linewidth 0.100000)
+ (plotframeref false)
+ (viasonmask false)
+ (mode 1)
+ (useauxorigin false)
+ (hpglpennumber 1)
+ (hpglpenspeed 20)
+ (hpglpendiameter 15)
+ (hpglpenoverlay 2)
+ (psnegative false)
+ (psa4output false)
+ (plotreference true)
+ (plotvalue true)
+ (plotinvisibletext false)
+ (padsonsilk false)
+ (subtractmaskfromsilk false)
+ (outputformat 1)
+ (mirror false)
+ (drillshape 1)
+ (scaleselection 1)
+ (outputdirectory ""))
+ )
+
+ (net 0 "")
+ (net 1 VCC)
+ (net 2 GND)
+ (net 3 "Net-(C2-Pad1)")
+ (net 4 "Net-(C3-Pad2)")
+ (net 5 "Net-(C4-Pad2)")
+ (net 6 "Net-(C5-Pad1)")
+ (net 7 "Net-(D1-Pad1)")
+ (net 8 "Net-(J2-Pad2)")
+ (net 9 "Net-(Q1-Pad1)")
+ (net 10 "Net-(Q1-Pad3)")
+ (net 11 "Net-(R2-Pad1)")
+
+ (net_class Default "This is the default net class."
+ (clearance 0.2)
+ (trace_width 0.2)
+ (via_dia 0.6)
+ (via_drill 0.4)
+ (uvia_dia 0.3)
+ (uvia_drill 0.1)
+ (add_net GND)
+ (add_net "Net-(C2-Pad1)")
+ (add_net "Net-(C3-Pad2)")
+ (add_net "Net-(C4-Pad2)")
+ (add_net "Net-(C5-Pad1)")
+ (add_net "Net-(D1-Pad1)")
+ (add_net "Net-(J2-Pad2)")
+ (add_net "Net-(Q1-Pad1)")
+ (add_net "Net-(Q1-Pad3)")
+ (add_net "Net-(R2-Pad1)")
+ (add_net VCC)
+ )
+
+ (net_class LowImp ""
+ (clearance 0.2)
+ (trace_width 0.4)
+ (via_dia 0.6)
+ (via_drill 0.4)
+ (uvia_dia 0.3)
+ (uvia_drill 0.1)
+ )
+
+ (net_class LowImpNeck ""
+ (clearance 0.2)
+ (trace_width 0.4)
+ (via_dia 0.6)
+ (via_drill 0.4)
+ (uvia_dia 0.3)
+ (uvia_drill 0.1)
+ )
+
+ (module TO_SOT_Packages_SMD:TO-252-2 (layer F.Cu) (tedit 59B0D9F3) (tstamp 59B0BF3A)
+ (at 171.196 104.648 90)
+ (descr "TO-252 / DPAK SMD package, http://www.infineon.com/cms/en/product/packages/PG-TO252/PG-TO252-3-1/")
+ (tags "DPAK TO-252 DPAK-3 TO-252-3 SOT-428")
+ (path /59B006E4)
+ (attr smd)
+ (fp_text reference Q1 (at 2.286 4.572 180) (layer F.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value ZXMP7A17KTC (at 0 4.5 90) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_line (start 3.95 -2.7) (end 4.95 -2.7) (layer F.Fab) (width 0.1))
+ (fp_line (start 4.95 -2.7) (end 4.95 2.7) (layer F.Fab) (width 0.1))
+ (fp_line (start 4.95 2.7) (end 3.95 2.7) (layer F.Fab) (width 0.1))
+ (fp_line (start 3.95 -3.25) (end 3.95 3.25) (layer F.Fab) (width 0.1))
+ (fp_line (start 3.95 3.25) (end -2.27 3.25) (layer F.Fab) (width 0.1))
+ (fp_line (start -2.27 3.25) (end -2.27 -2.25) (layer F.Fab) (width 0.1))
+ (fp_line (start -2.27 -2.25) (end -1.27 -3.25) (layer F.Fab) (width 0.1))
+ (fp_line (start -1.27 -3.25) (end 3.95 -3.25) (layer F.Fab) (width 0.1))
+ (fp_line (start -1.865 -2.655) (end -4.97 -2.655) (layer F.Fab) (width 0.1))
+ (fp_line (start -4.97 -2.655) (end -4.97 -1.905) (layer F.Fab) (width 0.1))
+ (fp_line (start -4.97 -1.905) (end -2.27 -1.905) (layer F.Fab) (width 0.1))
+ (fp_line (start -2.27 1.905) (end -4.97 1.905) (layer F.Fab) (width 0.1))
+ (fp_line (start -4.97 1.905) (end -4.97 2.655) (layer F.Fab) (width 0.1))
+ (fp_line (start -4.97 2.655) (end -2.27 2.655) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.97 -3.45) (end -2.47 -3.45) (layer F.SilkS) (width 0.12))
+ (fp_line (start -2.47 -3.45) (end -2.47 -3.18) (layer F.SilkS) (width 0.12))
+ (fp_line (start -2.47 -3.18) (end -5.3 -3.18) (layer F.SilkS) (width 0.12))
+ (fp_line (start -0.97 3.45) (end -2.47 3.45) (layer F.SilkS) (width 0.12))
+ (fp_line (start -2.47 3.45) (end -2.47 3.18) (layer F.SilkS) (width 0.12))
+ (fp_line (start -2.47 3.18) (end -3.57 3.18) (layer F.SilkS) (width 0.12))
+ (fp_line (start -5.55 -3.5) (end -5.55 3.5) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -5.55 3.5) (end 5.55 3.5) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 5.55 3.5) (end 5.55 -3.5) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 5.55 -3.5) (end -5.55 -3.5) (layer F.CrtYd) (width 0.05))
+ (fp_text user %R (at 0 0 90) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (pad 1 smd rect (at -4.2 -2.28 90) (size 2.2 1.2) (layers F.Cu F.Paste F.Mask)
+ (net 9 "Net-(Q1-Pad1)"))
+ (pad 3 smd rect (at -4.2 2.28 90) (size 2.2 1.2) (layers F.Cu F.Paste F.Mask)
+ (net 10 "Net-(Q1-Pad3)"))
+ (pad 2 smd rect (at 2.1 0 90) (size 6.4 5.8) (layers F.Cu F.Mask)
+ (net 7 "Net-(D1-Pad1)"))
+ (pad 2 smd rect (at 3.775 1.525 90) (size 3.05 2.75) (layers F.Cu F.Paste)
+ (net 7 "Net-(D1-Pad1)"))
+ (pad 2 smd rect (at 0.425 -1.525 90) (size 3.05 2.75) (layers F.Cu F.Paste)
+ (net 7 "Net-(D1-Pad1)"))
+ (pad 2 smd rect (at 3.775 -1.525 90) (size 3.05 2.75) (layers F.Cu F.Paste)
+ (net 7 "Net-(D1-Pad1)"))
+ (pad 2 smd rect (at 0.425 1.525 90) (size 3.05 2.75) (layers F.Cu F.Paste)
+ (net 7 "Net-(D1-Pad1)"))
+ (model TO_SOT_Packages_SMD.3dshapes/TO-252-2Lead.wrl
+ (at (xyz -0.16 0 -0.01))
+ (scale (xyz 1 1 1))
+ (rotate (xyz 0 0 90))
+ )
+ )
+
+ (module Connectors:1pin (layer F.Cu) (tedit 59B0CB42) (tstamp 59B0CBF6)
+ (at 184.15 125.73)
+ (descr "module 1 pin (ou trou mecanique de percage)")
+ (tags DEV)
+ (fp_text reference REF** (at 0 -3.048) (layer F.SilkS) hide
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value 1pin (at 0 3) (layer F.Fab) hide
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_circle (center 0 0) (end 2 0.8) (layer F.Fab) (width 0.1))
+ (fp_circle (center 0 0) (end 2.6 0) (layer F.CrtYd) (width 0.05))
+ (fp_circle (center 0 0) (end 0 -2.286) (layer F.SilkS) (width 0.12))
+ (pad 1 thru_hole circle (at 0 0) (size 4.064 4.064) (drill 3.048) (layers *.Cu *.Mask))
+ )
+
+ (module Capacitors_SMD:CP_Elec_5x5.3 (layer F.Cu) (tedit 59B0D988) (tstamp 59B0BE4F)
+ (at 184.15 109.855 90)
+ (descr "SMT capacitor, aluminium electrolytic, 5x5.3")
+ (path /59AE9F39)
+ (attr smd)
+ (fp_text reference C1 (at 0 -3.81 180) (layer F.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value 3.3µF (at 0 -3.92 90) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_circle (center 0 0) (end 0.3 2.4) (layer F.Fab) (width 0.1))
+ (fp_text user + (at -1.37 -0.08 90) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text user + (at -3.38 2.34 90) (layer F.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text user %R (at 0 -3.81 180) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_line (start 2.51 2.49) (end 2.51 -2.54) (layer F.Fab) (width 0.1))
+ (fp_line (start -1.84 2.49) (end 2.51 2.49) (layer F.Fab) (width 0.1))
+ (fp_line (start -2.51 1.82) (end -1.84 2.49) (layer F.Fab) (width 0.1))
+ (fp_line (start -2.51 -1.87) (end -2.51 1.82) (layer F.Fab) (width 0.1))
+ (fp_line (start -1.84 -2.54) (end -2.51 -1.87) (layer F.Fab) (width 0.1))
+ (fp_line (start 2.51 -2.54) (end -1.84 -2.54) (layer F.Fab) (width 0.1))
+ (fp_line (start 2.67 -2.69) (end 2.67 -1.14) (layer F.SilkS) (width 0.12))
+ (fp_line (start 2.67 2.64) (end 2.67 1.09) (layer F.SilkS) (width 0.12))
+ (fp_line (start -2.67 1.88) (end -2.67 1.09) (layer F.SilkS) (width 0.12))
+ (fp_line (start -2.67 -1.93) (end -2.67 -1.14) (layer F.SilkS) (width 0.12))
+ (fp_line (start 2.67 -2.69) (end -1.91 -2.69) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.91 -2.69) (end -2.67 -1.93) (layer F.SilkS) (width 0.12))
+ (fp_line (start -2.67 1.88) (end -1.91 2.64) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.91 2.64) (end 2.67 2.64) (layer F.SilkS) (width 0.12))
+ (fp_line (start -3.95 -2.79) (end 3.95 -2.79) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -3.95 -2.79) (end -3.95 2.74) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 3.95 2.74) (end 3.95 -2.79) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 3.95 2.74) (end -3.95 2.74) (layer F.CrtYd) (width 0.05))
+ (pad 1 smd rect (at -2.2 0 270) (size 3 1.6) (layers F.Cu F.Paste F.Mask)
+ (net 1 VCC))
+ (pad 2 smd rect (at 2.2 0 270) (size 3 1.6) (layers F.Cu F.Paste F.Mask)
+ (net 2 GND))
+ (model Capacitors_SMD.3dshapes/CP_Elec_5x5.3.wrl
+ (at (xyz 0 0 0))
+ (scale (xyz 1 1 1))
+ (rotate (xyz 0 0 180))
+ )
+ )
+
+ (module Capacitors_SMD:C_0805 (layer B.Cu) (tedit 59B0E1C0) (tstamp 59B0BE60)
+ (at 167.005 116.205 90)
+ (descr "Capacitor SMD 0805, reflow soldering, AVX (see smccp.pdf)")
+ (tags "capacitor 0805")
+ (path /59AEA43B)
+ (attr smd)
+ (fp_text reference C2 (at -0.127 -2.413 180) (layer B.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
+ )
+ (fp_text value 1nF (at 0 -1.75 90) (layer B.Fab)
+ (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
+ )
+ (fp_text user %R (at 0 1.5 90) (layer B.Fab)
+ (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
+ )
+ (fp_line (start -1 -0.62) (end -1 0.62) (layer B.Fab) (width 0.1))
+ (fp_line (start 1 -0.62) (end -1 -0.62) (layer B.Fab) (width 0.1))
+ (fp_line (start 1 0.62) (end 1 -0.62) (layer B.Fab) (width 0.1))
+ (fp_line (start -1 0.62) (end 1 0.62) (layer B.Fab) (width 0.1))
+ (fp_line (start 0.5 0.85) (end -0.5 0.85) (layer B.SilkS) (width 0.12))
+ (fp_line (start -0.5 -0.85) (end 0.5 -0.85) (layer B.SilkS) (width 0.12))
+ (fp_line (start -1.75 0.88) (end 1.75 0.88) (layer B.CrtYd) (width 0.05))
+ (fp_line (start -1.75 0.88) (end -1.75 -0.87) (layer B.CrtYd) (width 0.05))
+ (fp_line (start 1.75 -0.87) (end 1.75 0.88) (layer B.CrtYd) (width 0.05))
+ (fp_line (start 1.75 -0.87) (end -1.75 -0.87) (layer B.CrtYd) (width 0.05))
+ (pad 1 smd rect (at -1 0 90) (size 1 1.25) (layers B.Cu B.Paste B.Mask)
+ (net 3 "Net-(C2-Pad1)"))
+ (pad 2 smd rect (at 1 0 90) (size 1 1.25) (layers B.Cu B.Paste B.Mask)
+ (net 2 GND))
+ (model Capacitors_SMD.3dshapes/C_0805.wrl
+ (at (xyz 0 0 0))
+ (scale (xyz 1 1 1))
+ (rotate (xyz 0 0 0))
+ )
+ )
+
+ (module Capacitors_SMD:C_0805 (layer F.Cu) (tedit 59B0D9CC) (tstamp 59B0BE71)
+ (at 175.768 114.808 180)
+ (descr "Capacitor SMD 0805, reflow soldering, AVX (see smccp.pdf)")
+ (tags "capacitor 0805")
+ (path /59AE9DC4)
+ (attr smd)
+ (fp_text reference C3 (at -3.048 0 180) (layer F.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value 1µF (at 0 1.75 180) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text user %R (at -3.048 0 180) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_line (start -1 0.62) (end -1 -0.62) (layer F.Fab) (width 0.1))
+ (fp_line (start 1 0.62) (end -1 0.62) (layer F.Fab) (width 0.1))
+ (fp_line (start 1 -0.62) (end 1 0.62) (layer F.Fab) (width 0.1))
+ (fp_line (start -1 -0.62) (end 1 -0.62) (layer F.Fab) (width 0.1))
+ (fp_line (start 0.5 -0.85) (end -0.5 -0.85) (layer F.SilkS) (width 0.12))
+ (fp_line (start -0.5 0.85) (end 0.5 0.85) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.75 -0.88) (end 1.75 -0.88) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -1.75 -0.88) (end -1.75 0.87) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 1.75 0.87) (end 1.75 -0.88) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 1.75 0.87) (end -1.75 0.87) (layer F.CrtYd) (width 0.05))
+ (pad 1 smd rect (at -1 0 180) (size 1 1.25) (layers F.Cu F.Paste F.Mask)
+ (net 1 VCC))
+ (pad 2 smd rect (at 1 0 180) (size 1 1.25) (layers F.Cu F.Paste F.Mask)
+ (net 4 "Net-(C3-Pad2)"))
+ (model Capacitors_SMD.3dshapes/C_0805.wrl
+ (at (xyz 0 0 0))
+ (scale (xyz 1 1 1))
+ (rotate (xyz 0 0 0))
+ )
+ )
+
+ (module Capacitors_SMD:C_0805 (layer B.Cu) (tedit 59B0E1C7) (tstamp 59B0BE82)
+ (at 175.768 118.872 270)
+ (descr "Capacitor SMD 0805, reflow soldering, AVX (see smccp.pdf)")
+ (tags "capacitor 0805")
+ (path /59AF72EA)
+ (attr smd)
+ (fp_text reference C4 (at 0 -2.54 360) (layer B.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
+ )
+ (fp_text value 100nF (at 0 -1.75 270) (layer B.Fab)
+ (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
+ )
+ (fp_text user %R (at 0 1.5 270) (layer B.Fab)
+ (effects (font (size 1 1) (thickness 0.15)) (justify mirror))
+ )
+ (fp_line (start -1 -0.62) (end -1 0.62) (layer B.Fab) (width 0.1))
+ (fp_line (start 1 -0.62) (end -1 -0.62) (layer B.Fab) (width 0.1))
+ (fp_line (start 1 0.62) (end 1 -0.62) (layer B.Fab) (width 0.1))
+ (fp_line (start -1 0.62) (end 1 0.62) (layer B.Fab) (width 0.1))
+ (fp_line (start 0.5 0.85) (end -0.5 0.85) (layer B.SilkS) (width 0.12))
+ (fp_line (start -0.5 -0.85) (end 0.5 -0.85) (layer B.SilkS) (width 0.12))
+ (fp_line (start -1.75 0.88) (end 1.75 0.88) (layer B.CrtYd) (width 0.05))
+ (fp_line (start -1.75 0.88) (end -1.75 -0.87) (layer B.CrtYd) (width 0.05))
+ (fp_line (start 1.75 -0.87) (end 1.75 0.88) (layer B.CrtYd) (width 0.05))
+ (fp_line (start 1.75 -0.87) (end -1.75 -0.87) (layer B.CrtYd) (width 0.05))
+ (pad 1 smd rect (at -1 0 270) (size 1 1.25) (layers B.Cu B.Paste B.Mask)
+ (net 2 GND))
+ (pad 2 smd rect (at 1 0 270) (size 1 1.25) (layers B.Cu B.Paste B.Mask)
+ (net 5 "Net-(C4-Pad2)"))
+ (model Capacitors_SMD.3dshapes/C_0805.wrl
+ (at (xyz 0 0 0))
+ (scale (xyz 1 1 1))
+ (rotate (xyz 0 0 0))
+ )
+ )
+
+ (module Capacitors_SMD:C_1812 (layer F.Cu) (tedit 59B0DAD3) (tstamp 59B0BE93)
+ (at 165.735 120.65)
+ (descr "Capacitor SMD 1812, reflow soldering, AVX (see smccp.pdf)")
+ (tags "capacitor 1812")
+ (path /59AFE85B)
+ (attr smd)
+ (fp_text reference C5 (at 4.191 0) (layer F.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value 470nF (at 0 2.75) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text user %R (at -0.127 0.254) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_line (start -2.25 1.6) (end -2.25 -1.6) (layer F.Fab) (width 0.1))
+ (fp_line (start 2.25 1.6) (end -2.25 1.6) (layer F.Fab) (width 0.1))
+ (fp_line (start 2.25 -1.6) (end 2.25 1.6) (layer F.Fab) (width 0.1))
+ (fp_line (start -2.25 -1.6) (end 2.25 -1.6) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.8 -1.73) (end -1.8 -1.73) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.8 1.73) (end 1.8 1.73) (layer F.SilkS) (width 0.12))
+ (fp_line (start -3.05 -1.85) (end 3.05 -1.85) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -3.05 -1.85) (end -3.05 1.85) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 3.05 1.85) (end 3.05 -1.85) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 3.05 1.85) (end -3.05 1.85) (layer F.CrtYd) (width 0.05))
+ (pad 1 smd rect (at -2.3 0) (size 1 3) (layers F.Cu F.Paste F.Mask)
+ (net 6 "Net-(C5-Pad1)"))
+ (pad 2 smd rect (at 2.3 0) (size 1 3) (layers F.Cu F.Paste F.Mask)
+ (net 2 GND))
+ (model Capacitors_SMD.3dshapes/C_1812.wrl
+ (at (xyz 0 0 0))
+ (scale (xyz 1 1 1))
+ (rotate (xyz 0 0 0))
+ )
+ )
+
+ (module Diodes_SMD:D_SMA (layer F.Cu) (tedit 59B0D91C) (tstamp 59B0BEAB)
+ (at 156.464 109.728 90)
+ (descr "Diode SMA (DO-214AC)")
+ (tags "Diode SMA (DO-214AC)")
+ (path /59AE99D5)
+ (attr smd)
+ (fp_text reference D1 (at 1.524 3.048 180) (layer F.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value B1100-13-F (at 0 -3.556 270) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text user %R (at 1.524 3.048 180) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_line (start -3.4 -1.65) (end -3.4 1.65) (layer F.SilkS) (width 0.12))
+ (fp_line (start 2.3 1.5) (end -2.3 1.5) (layer F.Fab) (width 0.1))
+ (fp_line (start -2.3 1.5) (end -2.3 -1.5) (layer F.Fab) (width 0.1))
+ (fp_line (start 2.3 -1.5) (end 2.3 1.5) (layer F.Fab) (width 0.1))
+ (fp_line (start 2.3 -1.5) (end -2.3 -1.5) (layer F.Fab) (width 0.1))
+ (fp_line (start -3.5 -1.75) (end 3.5 -1.75) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 3.5 -1.75) (end 3.5 1.75) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 3.5 1.75) (end -3.5 1.75) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -3.5 1.75) (end -3.5 -1.75) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -0.64944 0.00102) (end -1.55114 0.00102) (layer F.Fab) (width 0.1))
+ (fp_line (start 0.50118 0.00102) (end 1.4994 0.00102) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.64944 -0.79908) (end -0.64944 0.80112) (layer F.Fab) (width 0.1))
+ (fp_line (start 0.50118 0.75032) (end 0.50118 -0.79908) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.64944 0.00102) (end 0.50118 0.75032) (layer F.Fab) (width 0.1))
+ (fp_line (start -0.64944 0.00102) (end 0.50118 -0.79908) (layer F.Fab) (width 0.1))
+ (fp_line (start -3.4 1.65) (end 2 1.65) (layer F.SilkS) (width 0.12))
+ (fp_line (start -3.4 -1.65) (end 2 -1.65) (layer F.SilkS) (width 0.12))
+ (pad 1 smd rect (at -2 0 90) (size 2.5 1.8) (layers F.Cu F.Paste F.Mask)
+ (net 7 "Net-(D1-Pad1)"))
+ (pad 2 smd rect (at 2 0 90) (size 2.5 1.8) (layers F.Cu F.Paste F.Mask)
+ (net 2 GND))
+ (model Diodes_SMD.3dshapes/D_SMA_Standard.wrl
+ (at (xyz 0 0 0))
+ (scale (xyz 0.45 0.45 0.45))
+ (rotate (xyz 0 0 180))
+ )
+ )
+
+ (module Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm (layer F.Cu) (tedit 59B0DAFA) (tstamp 59B0BEC1)
+ (at 185.42 115.824 270)
+ (descr "Through hole straight pin header, 1x02, 2.54mm pitch, single row")
+ (tags "Through hole pin header THT 1x02 2.54mm single row")
+ (path /59AEAC70)
+ (fp_text reference J1 (at 0.254 5.08 360) (layer F.SilkS) hide
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value "48VDC IN" (at 0 4.87 270) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_line (start -0.635 -1.27) (end 1.27 -1.27) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.27 -1.27) (end 1.27 3.81) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.27 3.81) (end -1.27 3.81) (layer F.Fab) (width 0.1))
+ (fp_line (start -1.27 3.81) (end -1.27 -0.635) (layer F.Fab) (width 0.1))
+ (fp_line (start -1.27 -0.635) (end -0.635 -1.27) (layer F.Fab) (width 0.1))
+ (fp_line (start -1.33 3.87) (end 1.33 3.87) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.33 1.27) (end -1.33 3.87) (layer F.SilkS) (width 0.12))
+ (fp_line (start 1.33 1.27) (end 1.33 3.87) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.33 1.27) (end 1.33 1.27) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.33 0) (end -1.33 -1.33) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.33 -1.33) (end 0 -1.33) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.8 -1.8) (end -1.8 4.35) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -1.8 4.35) (end 1.8 4.35) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 1.8 4.35) (end 1.8 -1.8) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 1.8 -1.8) (end -1.8 -1.8) (layer F.CrtYd) (width 0.05))
+ (fp_text user %R (at 0 1.27 360) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (pad 1 thru_hole rect (at 0 0 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
+ (net 1 VCC))
+ (pad 2 thru_hole oval (at 0 2.54 270) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
+ (net 2 GND))
+ (model ${KISYS3DMOD}/Pin_Headers.3dshapes/Pin_Header_Straight_1x02_Pitch2.54mm.wrl
+ (at (xyz 0 -0.05 0))
+ (scale (xyz 1 1 1))
+ (rotate (xyz 0 0 90))
+ )
+ )
+
+ (module Pin_Headers:Pin_Header_Straight_1x03_Pitch2.54mm (layer F.Cu) (tedit 59B0DAE3) (tstamp 59B0BED8)
+ (at 163.83 127 90)
+ (descr "Through hole straight pin header, 1x03, 2.54mm pitch, single row")
+ (tags "Through hole pin header THT 1x03 2.54mm single row")
+ (path /59AED2EC)
+ (fp_text reference J2 (at 0 -2.33 90) (layer F.SilkS) hide
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value ENABLE (at 0 7.41 90) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_line (start -0.635 -1.27) (end 1.27 -1.27) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.27 -1.27) (end 1.27 6.35) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.27 6.35) (end -1.27 6.35) (layer F.Fab) (width 0.1))
+ (fp_line (start -1.27 6.35) (end -1.27 -0.635) (layer F.Fab) (width 0.1))
+ (fp_line (start -1.27 -0.635) (end -0.635 -1.27) (layer F.Fab) (width 0.1))
+ (fp_line (start -1.33 6.41) (end 1.33 6.41) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.33 1.27) (end -1.33 6.41) (layer F.SilkS) (width 0.12))
+ (fp_line (start 1.33 1.27) (end 1.33 6.41) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.33 1.27) (end 1.33 1.27) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.33 0) (end -1.33 -1.33) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.33 -1.33) (end 0 -1.33) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.8 -1.8) (end -1.8 6.85) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -1.8 6.85) (end 1.8 6.85) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 1.8 6.85) (end 1.8 -1.8) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 1.8 -1.8) (end -1.8 -1.8) (layer F.CrtYd) (width 0.05))
+ (fp_text user %R (at 0 2.54 180) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (pad 1 thru_hole rect (at 0 0 90) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
+ (net 1 VCC))
+ (pad 2 thru_hole oval (at 0 2.54 90) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
+ (net 8 "Net-(J2-Pad2)"))
+ (pad 3 thru_hole oval (at 0 5.08 90) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
+ (net 2 GND))
+ (model ${KISYS3DMOD}/Pin_Headers.3dshapes/Pin_Header_Straight_1x03_Pitch2.54mm.wrl
+ (at (xyz 0 -0.1 0))
+ (scale (xyz 1 1 1))
+ (rotate (xyz 0 0 90))
+ )
+ )
+
+ (module Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm (layer F.Cu) (tedit 59B0DAEC) (tstamp 59B0BEEE)
+ (at 173.99 127 90)
+ (descr "Through hole straight pin header, 1x02, 2.54mm pitch, single row")
+ (tags "Through hole pin header THT 1x02 2.54mm single row")
+ (path /59AEC9E5)
+ (fp_text reference J3 (at 0 -2.33 90) (layer F.SilkS) hide
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value ADJ (at 0 4.87 90) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_line (start -0.635 -1.27) (end 1.27 -1.27) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.27 -1.27) (end 1.27 3.81) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.27 3.81) (end -1.27 3.81) (layer F.Fab) (width 0.1))
+ (fp_line (start -1.27 3.81) (end -1.27 -0.635) (layer F.Fab) (width 0.1))
+ (fp_line (start -1.27 -0.635) (end -0.635 -1.27) (layer F.Fab) (width 0.1))
+ (fp_line (start -1.33 3.87) (end 1.33 3.87) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.33 1.27) (end -1.33 3.87) (layer F.SilkS) (width 0.12))
+ (fp_line (start 1.33 1.27) (end 1.33 3.87) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.33 1.27) (end 1.33 1.27) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.33 0) (end -1.33 -1.33) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.33 -1.33) (end 0 -1.33) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.8 -1.8) (end -1.8 4.35) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -1.8 4.35) (end 1.8 4.35) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 1.8 4.35) (end 1.8 -1.8) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 1.8 -1.8) (end -1.8 -1.8) (layer F.CrtYd) (width 0.05))
+ (fp_text user %R (at 0 1.27 180) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (pad 1 thru_hole rect (at 0 0 90) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
+ (net 5 "Net-(C4-Pad2)"))
+ (pad 2 thru_hole oval (at 0 2.54 90) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
+ (net 2 GND))
+ (model ${KISYS3DMOD}/Pin_Headers.3dshapes/Pin_Header_Straight_1x02_Pitch2.54mm.wrl
+ (at (xyz 0 -0.05 0))
+ (scale (xyz 1 1 1))
+ (rotate (xyz 0 0 90))
+ )
+ )
+
+ (module Pin_Headers:Pin_Header_Straight_1x02_Pitch2.54mm (layer F.Cu) (tedit 59B0DAFE) (tstamp 59B0BF04)
+ (at 156.21 116.84)
+ (descr "Through hole straight pin header, 1x02, 2.54mm pitch, single row")
+ (tags "Through hole pin header THT 1x02 2.54mm single row")
+ (path /59AEA206)
+ (fp_text reference J4 (at 0 -2.33) (layer F.SilkS) hide
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value LED (at 0 4.87) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_line (start -0.635 -1.27) (end 1.27 -1.27) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.27 -1.27) (end 1.27 3.81) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.27 3.81) (end -1.27 3.81) (layer F.Fab) (width 0.1))
+ (fp_line (start -1.27 3.81) (end -1.27 -0.635) (layer F.Fab) (width 0.1))
+ (fp_line (start -1.27 -0.635) (end -0.635 -1.27) (layer F.Fab) (width 0.1))
+ (fp_line (start -1.33 3.87) (end 1.33 3.87) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.33 1.27) (end -1.33 3.87) (layer F.SilkS) (width 0.12))
+ (fp_line (start 1.33 1.27) (end 1.33 3.87) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.33 1.27) (end 1.33 1.27) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.33 0) (end -1.33 -1.33) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.33 -1.33) (end 0 -1.33) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.8 -1.8) (end -1.8 4.35) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -1.8 4.35) (end 1.8 4.35) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 1.8 4.35) (end 1.8 -1.8) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 1.8 -1.8) (end -1.8 -1.8) (layer F.CrtYd) (width 0.05))
+ (fp_text user %R (at 0 1.27 90) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (pad 1 thru_hole rect (at 0 0) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
+ (net 6 "Net-(C5-Pad1)"))
+ (pad 2 thru_hole oval (at 0 2.54) (size 1.7 1.7) (drill 1) (layers *.Cu *.Mask)
+ (net 2 GND))
+ (model ${KISYS3DMOD}/Pin_Headers.3dshapes/Pin_Header_Straight_1x02_Pitch2.54mm.wrl
+ (at (xyz 0 -0.05 0))
+ (scale (xyz 1 1 1))
+ (rotate (xyz 0 0 90))
+ )
+ )
+
+ (module Choke_SMD:Choke_SMD_7.3x7.3_H3.5 (layer F.Cu) (tedit 59B0DA28) (tstamp 59B0BF16)
+ (at 163.83 114.3 270)
+ (descr "Choke, SMD, 7.3x7.3mm 3.5mm height")
+ (tags "Choke, SMD")
+ (path /59AE9B0A)
+ (attr smd)
+ (fp_text reference L1 (at -0.254 -5.334 360) (layer F.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value 33µH (at -0.508 0 360) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_line (start -4.2 -3.9) (end -4.2 3.9) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -4.2 3.9) (end 4.2 3.9) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 4.2 3.9) (end 4.2 -3.9) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 4.2 -3.9) (end -4.2 -3.9) (layer F.CrtYd) (width 0.05))
+ (fp_arc (start 0 0) (end 2.286 2.286) (angle 90) (layer F.SilkS) (width 0.15))
+ (fp_arc (start 0 0) (end -2.286 -2.286) (angle 90) (layer F.SilkS) (width 0.15))
+ (fp_line (start 3.65 3.65) (end 3.65 1.4) (layer F.SilkS) (width 0.15))
+ (fp_line (start 3.65 -3.65) (end 3.65 -1.4) (layer F.SilkS) (width 0.15))
+ (fp_line (start -3.65 3.65) (end -3.65 1.4) (layer F.SilkS) (width 0.15))
+ (fp_line (start -3.65 -3.65) (end -3.65 -1.4) (layer F.SilkS) (width 0.15))
+ (fp_line (start 3.65 3.65) (end -3.65 3.65) (layer F.SilkS) (width 0.15))
+ (fp_line (start -3.65 -3.65) (end 3.65 -3.65) (layer F.SilkS) (width 0.15))
+ (pad 1 smd rect (at -3.2 0 270) (size 1.5 2.2) (layers F.Cu F.Paste F.Mask)
+ (net 7 "Net-(D1-Pad1)"))
+ (pad 2 smd rect (at 3.2 0 270) (size 1.5 2.2) (layers F.Cu F.Paste F.Mask)
+ (net 6 "Net-(C5-Pad1)"))
+ (model Choke_SMD.3dshapes/Choke_SMD_12x12mm_h4.5mm.wrl
+ (at (xyz 0 0 0))
+ (scale (xyz 2.1 2.1 2.1))
+ (rotate (xyz 0 0 0))
+ )
+ )
+
+ (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 59B0DA4F) (tstamp 59B0BF4B)
+ (at 170.815 116.84 270)
+ (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)")
+ (tags "resistor 0805")
+ (path /59AEA5E2)
+ (attr smd)
+ (fp_text reference R1 (at 0.254 1.905 360) (layer F.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value 11kΩ (at 0 1.75 270) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text user %R (at 0 0 270) (layer F.Fab)
+ (effects (font (size 0.5 0.5) (thickness 0.075)))
+ )
+ (fp_line (start -1 0.62) (end -1 -0.62) (layer F.Fab) (width 0.1))
+ (fp_line (start 1 0.62) (end -1 0.62) (layer F.Fab) (width 0.1))
+ (fp_line (start 1 -0.62) (end 1 0.62) (layer F.Fab) (width 0.1))
+ (fp_line (start -1 -0.62) (end 1 -0.62) (layer F.Fab) (width 0.1))
+ (fp_line (start 0.6 0.88) (end -0.6 0.88) (layer F.SilkS) (width 0.12))
+ (fp_line (start -0.6 -0.88) (end 0.6 -0.88) (layer F.SilkS) (width 0.12))
+ (fp_line (start -1.55 -0.9) (end 1.55 -0.9) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -1.55 -0.9) (end -1.55 0.9) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 1.55 0.9) (end 1.55 -0.9) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 1.55 0.9) (end -1.55 0.9) (layer F.CrtYd) (width 0.05))
+ (pad 1 smd rect (at -0.95 0 270) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask)
+ (net 6 "Net-(C5-Pad1)"))
+ (pad 2 smd rect (at 0.95 0 270) (size 0.7 1.3) (layers F.Cu F.Paste F.Mask)
+ (net 3 "Net-(C2-Pad1)"))
+ (model ${KISYS3DMOD}/Resistors_SMD.3dshapes/R_0805.wrl
+ (at (xyz 0 0 0))
+ (scale (xyz 1 1 1))
+ (rotate (xyz 0 0 0))
+ )
+ )
+
+ (module Resistors_SMD:R_0805 (layer F.Cu) (tedit 59B0DA39) (tstamp 59B0BF5C)
+ (at 174.625 120.65 270)
+ (descr "Resistor SMD 0805, reflow soldering, Vishay (see dcrcw.pdf)")
+ (tags "resistor 0805")
+ (path /59AEAEBF)
+ (attr smd)
+ (fp_text reference R2 (at 0 1.905 360) (layer F.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value 6.98kΩ (at 0 1.75 270) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text user %R (at 0 0 270) (layer F.Fab)
+ (effects (font (size 0.5 0.5) (thickness 0.075)))
+ )
+ (fp_line (start -1 0.62) (end -1 -0.62) (layer F.Fab) (width 0.1))
+ (fp_line (start 1 0.62) (end -1 0.62) (layer F.Fab) (width 0.1))